Not Authorized
You are currently not authorized to access this section.
Please contact your Administrator to change your authorization settings.
Please contact your Administrator to change your authorization settings.
Physical Design (STA) Engineer
Austin, TX
Job Description
Role: Physical Design (STA) Engineer
Work Location: AUSTIN, TX Hybrid
Duration: 6+ Months Assignment'
Job Description:
Full chip timing constraints development, full chip Static Timing Analysis and Signoff for a complex, multi-clock, multi-voltage SoC
Working with Systems and Application team to drive timing closure friendly SoC architecture and IO interfaces/IO pin.
Streamlining the timing signoff criterions, timing analysis methodologies and flows (critical path spice simulation etc.) and develop/enhance auto ECO generation scripts for timing closure.
Analyze and incorporate advance timing signoff flows (SSTA, LOCV Based STA, IR Drop aware STA) into SoC timing signoff flow.
Enhance existing entire timing flow from frontend (pre-layout) to backend (post-layout) at both chip level and block level.
Develop or enhance timing related scripts for clock skew analysis, critical path analysis, various IO interfaces, constraints partitioning/budgeting (from chip level to block level)
Ensure quality adherence during all stages of the project life cycle. Drive thorough analysis of existing processes and recommend and implement the process improvements to ensure 'Zero Defect' chips.
Active participation in post silicon validation, correlation and test activities using in-house test and validation lab.
Encouraging and influencing technological innovations in the team
Actively work as part of team both locally & also with remote and multi-site teams
Effectively lead highly energetic and intellectual team members through coaching and mentoring, provide technical direction for career planning, engage them on project issues, and manage change.
Key Skills
Self starter with 2-10 years of experience on SOC/Chip level/IP Timing closure and Signoff of high-speed complex design with multiple clocks and power domains with minimal supervision.
Expertise in developing and owning full chip Timing Constraints for a complex, multi-clock, multi-voltage SoCs. Exposure to Primetime (Synopsys is a must)
Expertise in protocol of Industry standard IO interfaces (e.g., DDR2, SDR, LPDDR, Flash, SPIs, USBHS, USBFS, JTAG, Display etc...)
Experience in analyzing failure in Functional and Test Gate-level simulations with back annotated data and interacting with Verification and DFT team in this respect.
Expertise in running STA analysis and achieving timing closure on multiple high performance and low power designs.
Experience in developing and supporting a fully automated STA scripts/flows.
Good understanding of deep submicron parasitic effects, crosstalk effects, newer statistical timing approaches
System Verilog, Python/TCL, Synopsys/Cadence tools
Thank you
Ampcus is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identify, national origin, age, protected veterans or individuals with disabilities.
Work Location: AUSTIN, TX Hybrid
Duration: 6+ Months Assignment'
Job Description:
Full chip timing constraints development, full chip Static Timing Analysis and Signoff for a complex, multi-clock, multi-voltage SoC
Working with Systems and Application team to drive timing closure friendly SoC architecture and IO interfaces/IO pin.
Streamlining the timing signoff criterions, timing analysis methodologies and flows (critical path spice simulation etc.) and develop/enhance auto ECO generation scripts for timing closure.
Analyze and incorporate advance timing signoff flows (SSTA, LOCV Based STA, IR Drop aware STA) into SoC timing signoff flow.
Enhance existing entire timing flow from frontend (pre-layout) to backend (post-layout) at both chip level and block level.
Develop or enhance timing related scripts for clock skew analysis, critical path analysis, various IO interfaces, constraints partitioning/budgeting (from chip level to block level)
Ensure quality adherence during all stages of the project life cycle. Drive thorough analysis of existing processes and recommend and implement the process improvements to ensure 'Zero Defect' chips.
Active participation in post silicon validation, correlation and test activities using in-house test and validation lab.
Encouraging and influencing technological innovations in the team
Actively work as part of team both locally & also with remote and multi-site teams
Effectively lead highly energetic and intellectual team members through coaching and mentoring, provide technical direction for career planning, engage them on project issues, and manage change.
Key Skills
Self starter with 2-10 years of experience on SOC/Chip level/IP Timing closure and Signoff of high-speed complex design with multiple clocks and power domains with minimal supervision.
Expertise in developing and owning full chip Timing Constraints for a complex, multi-clock, multi-voltage SoCs. Exposure to Primetime (Synopsys is a must)
Expertise in protocol of Industry standard IO interfaces (e.g., DDR2, SDR, LPDDR, Flash, SPIs, USBHS, USBFS, JTAG, Display etc...)
Experience in analyzing failure in Functional and Test Gate-level simulations with back annotated data and interacting with Verification and DFT team in this respect.
Expertise in running STA analysis and achieving timing closure on multiple high performance and low power designs.
Experience in developing and supporting a fully automated STA scripts/flows.
Good understanding of deep submicron parasitic effects, crosstalk effects, newer statistical timing approaches
System Verilog, Python/TCL, Synopsys/Cadence tools
Thank you
Ampcus is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identify, national origin, age, protected veterans or individuals with disabilities.
Job Summary
Company
Start Date
As soon as possible
Employment Term and Type
Regular, Full Time
Required Experience
2 to 10 years
Email this Job to Yourself or a Friend