Not Authorized
You are currently not authorized to access this section.
Please contact your Administrator to change your authorization settings.
Please contact your Administrator to change your authorization settings.
Physical Design Engineer
Austin, TX
Job Description
Role: Physical Design Engineer
Location: Austin (US:73301), TX
Hybrid Model
Job Description
Key Responsibilities
* Would be responsible for hands-on physical implementation core platforms and SoC's.
* Evaluate and deploy the evolving physical design methodologies to handle increasingly complex SoC/IP designs within aggressive, market-driven schedules.
* Active participation in benchmarking of library, technology parameters, implementation strategy to enable design requirements of die size, power & speed.
* Ensure quality adherence during all stages of the project life cycle. Drive thorough analysis of existing processes and recommend and implement the process improvements to ensure 'Zero Defect' chips.
* Enable technological innovations from day-to-day learning & project experiences.
* Actively work as part of team both locally & also with remote and multi-site teams
Key Skills
* Self starter with 7-12 years of experience on SOC/Chip level/IP physical design on multimillion Gate and complex design with multiple clocks and power domains with minimal supervision.
* Expertise in Physical implementation, floor planning, partitioning, pad-ring integration, Power Estimation, Power Grid design, Power/IR analysis, Reliability and physical verification checks using Synopsys/Cadence/Siemens tools.
* Sound knowledge of package type understanding, ESD integration, PI-SI analysis is desirable.
* Sound knowledge of timing closure flow with hands-on experience in synthesis, formal equivalence, placement, optimization, low power checks, clock tree, routing, crosstalk delay/noise analysis & repair using Cadence/Synopsys/Magma tools is desirable.
* Good control over scripting languages like PERL/TCL is MUST.
* Knowledge of commonly used clocking, low power schemes, spice simulations, DFT techniques are added advantage.
Python/TCL, Synopsys/Cadence tools
Ampcus is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identify, national origin, age, protected veterans or individuals with disabilities.
Location: Austin (US:73301), TX
Hybrid Model
Job Description
Key Responsibilities
* Would be responsible for hands-on physical implementation core platforms and SoC's.
* Evaluate and deploy the evolving physical design methodologies to handle increasingly complex SoC/IP designs within aggressive, market-driven schedules.
* Active participation in benchmarking of library, technology parameters, implementation strategy to enable design requirements of die size, power & speed.
* Ensure quality adherence during all stages of the project life cycle. Drive thorough analysis of existing processes and recommend and implement the process improvements to ensure 'Zero Defect' chips.
* Enable technological innovations from day-to-day learning & project experiences.
* Actively work as part of team both locally & also with remote and multi-site teams
Key Skills
* Self starter with 7-12 years of experience on SOC/Chip level/IP physical design on multimillion Gate and complex design with multiple clocks and power domains with minimal supervision.
* Expertise in Physical implementation, floor planning, partitioning, pad-ring integration, Power Estimation, Power Grid design, Power/IR analysis, Reliability and physical verification checks using Synopsys/Cadence/Siemens tools.
* Sound knowledge of package type understanding, ESD integration, PI-SI analysis is desirable.
* Sound knowledge of timing closure flow with hands-on experience in synthesis, formal equivalence, placement, optimization, low power checks, clock tree, routing, crosstalk delay/noise analysis & repair using Cadence/Synopsys/Magma tools is desirable.
* Good control over scripting languages like PERL/TCL is MUST.
* Knowledge of commonly used clocking, low power schemes, spice simulations, DFT techniques are added advantage.
Python/TCL, Synopsys/Cadence tools
Ampcus is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identify, national origin, age, protected veterans or individuals with disabilities.
Job Summary
Company
Start Date
As soon as possible
Employment Term and Type
Regular, Full Time
Required Experience
7 to 12 years
Email this Job to Yourself or a Friend